verilog code for synchronous reset